IN74HC192

## Presettable BCD/Decade UP/DOWN Counter High-Performance Silicon-Gate CMOS

The IN74HC192 is identical in pinout to the LS/ALS192. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LS/ALSTTL outputs.

The counter has two separate clock inputs, a Count Up Clock and Count Down Clock inputs. The direction of counting is determined by which input is clocked. The outputs change state synchronous with the LOW-to-HIGH transitions on the clock inputs. This counter may be preset by entering the desired data on the P0, P1, P2, P3 input. When the Parallel Load input is taken low the data is loaded independently of either clock input. This feature allows the counters to be used as devide-by-n by modifying the count lenght with the preset inputs. In addition the counter can also be cleared. This is accomplished by inputting a high on the Master Reset input. All 4 internal stages are set to low independently of either clock input.Both a Terminal Count Down $\left(\mathrm{TC}_{\mathrm{D}}\right)$ and Terminal Count $\mathrm{Up}\left(\mathrm{TC}_{\mathrm{U}}\right)$ Outputs are provided to enable cascading of both up and down counting functions. The $T_{D}$ output produces a negative going pulse when the counter underflows and $\mathrm{TC}_{\mathrm{U}}$ outputs a pulse when the counter overflows. The counter can be cascaded by connecting the $\mathrm{TC}_{\mathrm{U}}$ and $\mathrm{TC}_{\mathrm{D}}$ outputs of one device to the Count Up Clock and Count Down Clock inputs, respectively, of the next device.

- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: $1.0 \mu \mathrm{~A}$
- High Noise Immunity Characteristic of CMOS Devices



## PIN ASSIGNMENT

| $P _ { 1 } \longdiv { 1 \bullet }$ | 16 | $\mathrm{V}_{\mathrm{CC}}$ |
| :---: | :---: | :---: |
| $\mathrm{Q}_{1} \mathrm{P}_{2}$ | 15 | $\mathrm{P}_{0}$ |
| $Q_{0}\lceil 3$ | 14 | MR |
| $\mathrm{CP}_{\mathrm{D}} \mathrm{C}_{4}$ | 13 | $\overline{T C}_{\text {D }}$ |
| $\mathrm{CP}_{\mathrm{U}}[5$ | 12 | $\overline{\mathrm{TC}}_{\mathrm{U}}$ |
| $\mathrm{Q}_{2}$ [6 | 11 | $\overline{\mathrm{PL}}$ |
| $\mathrm{Q}_{3} \quad 77$ | 10 | $\mathrm{P}_{2}$ |
| GND 8 | 9 | $\mathrm{P}_{3}$ |

## LOGIC DIAGRAM



```
PIN \(16=V_{\text {CC }}\)
PIN \(8=\) GND
```


## MAXIMUM RATINGS*

| Symbol | Parameter | Value | Unit |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | DC Supply Voltage (Referenced to GND) | -0.5 to +7.0 | V |
| $\mathrm{V}_{\text {IN }}$ | DC Input Voltage (Referenced to GND) | -1.5 to $\mathrm{V}_{\mathrm{CC}}+1.5$ | V |
| $\mathrm{V}_{\text {OUT }}$ | DC Output Voltage (Referenced to GND) | -0.5 to $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{I}_{\text {IN }}$ | DC Input Current, per Pin | $\pm 20$ | mA |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current, per Pin | $\pm 25$ | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | DC Supply Current, $\mathrm{V}_{\mathrm{CC}}$ and GND Pins | $\pm 50$ | mA |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation in Still Air, Plastic DIP+ SOIC Package+ | $\begin{aligned} & 750 \\ & 500 \end{aligned}$ | mW |
| Tstg | Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| T | Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) | 260 | ${ }^{\circ} \mathrm{C}$ |

*Maximum Ratings are those values beyond which damage to the device may occur.
Functional operation should be restricted to the Recommended Operating Conditions.

+ Derating - Plastic DIP: $-10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ from $65^{\circ}$ to $125^{\circ} \mathrm{C}$
SOIC Package: : $-7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ from $65^{\circ}$ to $125^{\circ} \mathrm{C}$

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min | Max | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | DC Supply Voltage (Referenced to GND) | 2.0 | 6.0 | V |
| $\mathrm{~V}_{\mathrm{IN}}, \mathrm{V}_{\mathrm{OUT}}$ | DC Input Voltage, Output Voltage (Referenced to GND) | 0 | $\mathrm{~V}_{\mathrm{CC}}$ | V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating Temperature, All Package Types |  | -55 | +125 |
| $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | Input Rise and Fall Time (Figure 1) | ${ }^{\circ} \mathrm{C}$ |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.0 \mathrm{~V}$ | 0 | 1000 |
|  |  | $\mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | 0 | 500 |
|  |  | $\mathrm{~V}_{\mathrm{CC}}=6.0 \mathrm{~V}$ | 0 | 400 |
|  |  |  |  |  |

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, $\mathrm{V}_{\text {IN }}$ and $\mathrm{V}_{\text {Out }}$ should be constrained to the range $\mathrm{GND} \leq\left(\mathrm{V}_{\text {IN }}\right.$ or $\left.\mathrm{V}_{\text {OUT }}\right) \leq \mathrm{V}_{\text {CC }}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or $\mathrm{V}_{\mathrm{CC}}$ ). Unused outputs must be left open.

DC ELECTRICAL CHARACTERISTICS(Voltages Referenced to GND)

| Symbol | Parameter | Test Conditions | $\begin{gathered} \mathrm{V}_{\mathrm{CC}} \\ \mathrm{~V} \end{gathered}$ | Guaranteed Limit |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{gathered} 25^{\circ} \mathrm{C} \\ \text { to } \\ -55^{\circ} \mathrm{C} \end{gathered}$ | $\begin{gathered} \leq 85 \\ { }^{\circ} \mathrm{C} \end{gathered}$ | $\begin{gathered} \leq 125 \\ { }^{\circ} \mathrm{C} \end{gathered}$ |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Minimum High-Level Input Voltage | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=0.1 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{CC}}-0.1 \mathrm{~V} \\ & \left\|\mathrm{I}_{\text {OUT }}\right\| \leq 20 \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | $\begin{gathered} 1.5 \\ 3.15 \\ 4.2 \end{gathered}$ | $\begin{gathered} 1.5 \\ 3.15 \\ 4.2 \end{gathered}$ | $\begin{gathered} 1.5 \\ 3.15 \\ 4.2 \end{gathered}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Maximum Low Level Input Voltage | $\begin{aligned} & \hline \mathrm{V}_{\text {OUT }}=0.1 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{CC}}-0.1 \mathrm{~V} \\ & \left\|\mathrm{I}_{\text {OUT }}\right\| \leq 20 \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 0.3 \\ & 0.9 \\ & 1.2 \end{aligned}$ | $\begin{aligned} & 0.3 \\ & 0.9 \\ & 1.2 \end{aligned}$ | $\begin{aligned} & 0.3 \\ & 0.9 \\ & 1.2 \end{aligned}$ | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Minimum High-Level Output Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \left\|\mathrm{I}_{\mathrm{OUT}}\right\| \leq 20 \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 1.9 \\ & 4.4 \\ & 5.9 \end{aligned}$ | $\begin{aligned} & 1.9 \\ & 4.4 \\ & 5.9 \end{aligned}$ | $\begin{aligned} & 1.9 \\ & 4.4 \\ & 5.9 \end{aligned}$ | V |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \left\|\mathrm{I}_{\text {OUT }}\right\| \leq 4.0 \mathrm{~mA} \\ & \left\|\mathrm{I}_{\text {OUT }}\right\| \leq 5.2 \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 3.98 \\ & 5.48 \end{aligned}$ | $\begin{aligned} & 3.84 \\ & 5.34 \end{aligned}$ | $\begin{aligned} & 3.7 \\ & 5.2 \end{aligned}$ |  |
| $\mathrm{V}_{\text {OL }}$ | Maximum Low-Level Output Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \left\|\mathrm{I}_{\mathrm{OUT}}\right\| \leq 20 \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 0.1 \\ & 0.1 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & 0.1 \\ & 0.1 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & 0.1 \\ & 0.1 \\ & 0.1 \end{aligned}$ | V |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \mid \mathrm{I}_{\text {OUTT}} \leq 4.0 \mathrm{~mA} \\ & \left\|\mathrm{I}_{\text {OUT }}\right\| \leq 5.2 \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 0.26 \\ & 0.26 \end{aligned}$ | $\begin{aligned} & 0.33 \\ & 0.33 \end{aligned}$ | $\begin{aligned} & 0.4 \\ & 0.4 \end{aligned}$ |  |
| $\mathrm{I}_{\text {IN }}$ | Maximum Input Leakage Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ or GND | 6.0 | $\pm 0.1$ | $\pm 1.0$ | $\pm 1.0$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | Maximum Quiescent <br> Supply Current <br> (per Package) | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND} \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mu \mathrm{~A} \end{aligned}$ | 6.0 | 8.0 | 80 | 160 | $\mu \mathrm{A}$ |

## FUNCTION TABLE

| Inputs |  |  |  | Mode |
| :---: | :---: | :---: | :---: | :---: |
| MR | $\overline{\mathrm{PL}}$ | $\mathrm{CP}_{\mathrm{U}}$ | $\mathrm{CP}_{\mathrm{D}}$ |  |
| H | X | X | X | Reset(Asyn.) |
| L | L | X | X | Preset(Asyn.) |
| L | H | Z | H | No Count |
| L | H | - | H | Count Up |
| L | H | H | $\nearrow$ | Count Down |
| L | H | H | Z | No Count |

The IN74HC192 can be preset to any state, but will not count beyond 9 . If preset to state $10,11,12$, 13,14 or 15 , it will follow the sequence $10,11,6: 12$, $13,4: 14,15,2$ if counting Up , and follow the sequence $15,14,13,12,11,10,9$ if counting Down.

Logic equations
For Terminal Count:

$$
\begin{aligned}
& \overline{\mathrm{TC}_{\mathrm{U}}}=\mathrm{Q}_{0} \bullet \mathrm{Q}_{3} \bullet \overline{\mathrm{CP}_{\mathrm{U}}} \\
& \mathrm{TC}_{\mathrm{D}}=\overline{\mathrm{Q}_{0}} \bullet \mathrm{Q}_{1} \bullet \mathrm{Q}_{2} \bullet \mathrm{Q}_{3} \bullet \mathrm{C} \overline{\mathrm{P}_{\mathrm{D}}}
\end{aligned}
$$

AC ELECTRICAL CHARACTERISTICS $\left(C_{L}=50 \mathrm{pF}\right.$, Input $\left.\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=6.0 \mathrm{~ns}\right)$

| Symbol | Parameter | $\begin{gathered} \mathrm{V}_{\mathrm{CC}} \\ \mathrm{~V} \end{gathered}$ | Guaranteed Limit |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} 25^{\circ} \mathrm{C} \text { to } \\ -55^{\circ} \mathrm{C} \end{gathered}$ | $\leq 85^{\circ} \mathrm{C}$ | $\leq 125^{\circ} \mathrm{C}$ |  |
| $\mathrm{f}_{\text {max }}$ | Minimum Clock Frequency (50\% Duty Cycle) (Figures 1 and 6) | $\begin{aligned} & 2.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 12 \\ & 36 \\ & 43 \end{aligned}$ | $\begin{gathered} 3.2 \\ 16 \\ 19 \end{gathered}$ | $\begin{gathered} 2.6 \\ 13 \\ 15 \end{gathered}$ | MHz |
| $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}$ | Maximum Propagation Delay, Clock to Q (Figures 1 and 6) | $\begin{aligned} & 2.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | $\begin{gathered} 215 \\ 43 \\ 37 \end{gathered}$ | $\begin{gathered} 270 \\ 54 \\ 46 \end{gathered}$ | $\begin{gathered} 325 \\ 65 \\ 55 \end{gathered}$ | ns |
| $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}$ | Maximum Propagation Delay, PL to Q (Figures 3 and 6) | $\begin{aligned} & 2.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | $\begin{gathered} 215 \\ 43 \\ 37 \end{gathered}$ | $\begin{gathered} 270 \\ 54 \\ 46 \end{gathered}$ | $\begin{gathered} 325 \\ 65 \\ 55 \end{gathered}$ | ns |
| $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}$ | Maximum Propagation Delay, Clock to Terminal Count (Figures 2 and 6) | $\begin{aligned} & 2.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 125 \\ & 25 \\ & 21 \end{aligned}$ | $\begin{aligned} & 155 \\ & 31 \\ & 26 \end{aligned}$ | $\begin{gathered} 190 \\ 38 \\ 32 \end{gathered}$ | ns |
| $\mathrm{t}_{\text {TLH }}, \mathrm{t}_{\text {THL }}$ | Maximum Output Transition Time,Any Output (Figures 1 and 6) | $\begin{aligned} & 2.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 75 \\ & 15 \\ & 13 \end{aligned}$ | $\begin{aligned} & 95 \\ & 20 \\ & 18 \end{aligned}$ | $\begin{gathered} \hline 110 \\ 23 \\ 20 \end{gathered}$ | ns |
| $\mathrm{C}_{\text {IN }}$ | Maximum Input Capacitance | - | 10 | 10 | 10 | pF |


| $\mathrm{C}_{\mathrm{PD}}$ | Power Dissipation Capacitance (Per Package) | Typical @25${ }^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |  |
| :---: | :--- | :---: | :---: |
|  | Used to determine the no-load dynamic power <br> consumption: $\mathrm{P}_{\mathrm{D}}=\mathrm{C}_{\mathrm{PD}} \mathrm{V}_{\mathrm{CC}}{ }^{2} \mathrm{f}+\mathrm{I}_{\mathrm{CC}} \mathrm{V}_{\mathrm{CC}}$ | 60 | pF |

TIMING REQUIREMENTS $\left(\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}\right.$, Input $\left.\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=6.0 \mathrm{~ns}\right)$

| Symbol | Parameter | $\mathrm{V}_{\mathrm{CC}}$ | Guaranteed Limit |  |  |  |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | V | $25^{\circ} \mathrm{C}$ to $-55^{\circ} \mathrm{C}$ | $\leq 85^{\circ} \mathrm{C}$ | $\leq 125^{\circ} \mathrm{C}$ | Unit |
|  | Minimum Setup Time, Pn to PL | 2.0 | 100 | 125 | 150 | ns |
|  | (Figure 4) | 4.5 | 20 | 35 | 30 |  |
|  |  | 6.0 | 18 | 22 | 26 |  |
| $\mathrm{t}_{\mathrm{h}}$ | Minimum Hold Time, Pn to PL | 2.0 | 0 | 0 | 0 | ns |
|  | (Figure 4) | 4.5 | 0 | 0 | 0 |  |
|  |  | 6.0 | 0 | 0 | 0 |  |
| $\mathrm{t}_{\mathrm{w}}$ | Minimum Pulse Width, Clock (Figure | 2.0 | 150 | 190 | 225 | ns |
|  | 1 ) | 4.5 | 30 | 38 | 45 |  |
|  |  | 6.0 | 26 | 33 | 38 |  |
| $\mathrm{t}_{\mathrm{w}}$ | Minimum Pulse Width, PL | 2.0 | 100 | 125 | 150 | ns |
|  | (Figure 3) | 4.5 | 20 | 25 | 30 |  |
|  |  | 6.0 | 17 | 26 | 26 |  |
| $\mathrm{t}_{\mathrm{w}}$ | Minimum Pulse Width, MR | 2.0 | 100 | 125 | 150 | ns |
|  | (Figure 5) | 4.5 | 20 | 25 | 30 |  |
|  |  | 6.0 | 17 | 26 | 26 |  |
| $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | Minimum Input Rise and Fall Times | 2.0 | 100 | 100 | 100 | ns |
|  | (Figure 1) | 4.5 | 500 | 500 | 500 |  |
|  |  | 6.0 | 400 | 400 | 400 |  |



Figure 1. Switching Waveforms


Figure 3. Switching Waveforms


Figure 5. Switching Waveforms

Figure 4. Switching Waveforms

-Includes all probe and jig capacitance.
Figure 6. Test Circuit

## TIMING DIAGRAM



EXPANDED LOGIC DIAGRAM


